Part Number Hot Search : 
NJM1431A 60N60SF 4C01BU C1921 EP110 SD211 AF2301 B7105
Product Description
Full Text Search
 

To Download S6B0086X Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 S6B0086
65COM / 128 SEG DRIVER & CONTROLLER FOR STN LCD
July 2001 Ver. 0.0
Contents in this document are subject to change without notice. No part of this document may be reproduced or transmitted in any form or by any means, electronic or mechanical, for any purpose, without the express written permission of LCD Driver IC Team. Precautions for Light Light has characteristics to move electrons in the integrated circuitry of semiconductors, therefore may change the characteristics of semiconductor devices when irradiated with light. Consequently, the users of the packages which may expose chips to external light such as COB, COG, TCP and COF must consider effective methods to block out light from reaching the IC on all parts of the surface area, the top, bottom and the sides of the chip. Follow the precautions below when using the products. 1. Consider and verify the protection of penetrating light to the IC at substrate (board or glass) or product design stage. 2. Always test and inspect products under the environment with no penetration of light.
65 COM / 128 SEG DRIVER & CONTROLLER FOR STN LCD
PRELIMINARY SPEC. VER. 1.0
S6B0755
S6B0086 Specification Revision History Version 0.0 Original Content Date July.2001
2
S6B0755
PRELIMINARY SPEC. VER. 1.0
65 COM / 128 SEG DRIVER & CONTROLLER FOR STN LCD
CONTENTS
INTRODUCTION ..................................................................................... A*u! ACC AACC3/4i AOAo 3/4E1/2AIU. BLOCK DIAGRAM .................................................................................. A*u! ACC AACC3/4i AOAo 3/4E1/2AIU. PAD CONFIGURATION........................................................................... A*u! ACC AACC3/4i AOAo 3/4E1/2AIU. PAD CENTER COORDINATES................................................................. A*u! ACC AACC3/4i AOAo 3/4E1/2AIU. PIN DESCRIPTION ................................................................................. A*u! ACC AACC3/4i AOAo 3/4E1/2AIU. POWER SUPPLY ................................................................................ A*u! ACC AACC3/4i AOAo 3/4E1/2AIU. LCD DRIVER SUPPLY ......................................................................... A*u! ACC AACC3/4i AOAo 3/4E1/2AIU. SYSTEM CONTROL............................................................................. A*u! ACC AACC3/4i AOAo 3/4E1/2AIU. MICROPROCESSOR INTERFACE ........................................................ A*u! ACC AACC3/4i AOAo 3/4E1/2AIU. LCD DRIVER OUTPUTS ....................................................................... A*u! ACC AACC3/4i AOAo 3/4E1/2AIU. FUNCTIONAL DESCRIPTION.................................................................. A*u! ACC AACC3/4i AOAo 3/4E1/2AIU. MICROPROCESSOR INTERFACE ........................................................ A*u! ACC AACC3/4i AOAo 3/4E1/2AIU. DISPLAY DATA RAM (DDRAM) ............................................................ A*u! ACC AACC3/4i AOAo 3/4E1/2AIU. LCD DISPLAY CIRCUITS ...................................................................... A*u! ACC AACC3/4i AOAo 3/4E1/2AIU. LCD DRIVER CIRCUIT .......................................................................... A*u! ACC AACC3/4i AOAo 3/4E1/2AIU. POWER SUPPLY CIRCUITS................................................................. A*u! ACC AACC3/4i AOAo 3/4E1/2AIU. REFERECE CIRCUIT EXA MPLES ......................................................... A*u! ACC AACC3/4i AOAo 3/4E1/2AIU. RESET CIRCUIT................................................................................... A*u! ACC AACC3/4i AOAo 3/4E1/2AIU. INSTRUCTION DESCRIPTION................................................................. A*u! ACC AACC3/4i AOAo 3/4E1/2AIU. SPECIFICATIONS .................................................................................. A*u! ACC AACC3/4i AOAo 3/4E1/2AIU. ABSOLUTE MAXIMUM RATINGS .......................................................... A*u! ACC AACC3/4i AOAo 3/4E1/2AIU. DC CHARACTERISTICS ....................................................................... A*u! ACC AACC3/4i AOAo 3/4E1/2AIU. AC CHARACTERISTICS ....................................................................... A*u! ACC AACC3/4i AOAo 3/4E1/2AIU. REFERENCE APPLICATIONS ................................................................. A*u! ACC AACC3/4i AOAo 3/4E1/2AIU. MICROPROCESSOR INTERFACE ........................................................ A*u! ACC AACC3/4i AOAo 3/4E1/2AIU. CONNECTIONS BETWEEN S6B0755 AND LCD PANEL......................... A*u! ACC AACC3/4i AOAo 3/4E1/2AIU.
3
S6B0086
80CH COMMON/SEGMENT DRIVER FOR DOT MATRIX LCD
INTRODUCTION
The S6B0086 (TQFP type: S6B2086) is a LCD driver LSI which is fabricated by low power CMOS high voltage process technology. In segment driver mode, it can be interfaced in 1-bit serial or 4-bit parallel method by the controller. In common driver mode, dual type mode is applicable. And in segment mode application, the power down function reduces power consumption.
FEATURES
* * * * * * * Power supply voltage: + 5V 10 %, + 3V 10% Supply voltage for display: 6 to 28V (V DD-VEE) 4-bit parallel/1-bit serial data processing (in segment mode) Single mode operation/dual mode operation (in common mode) Power down function (in segment mode) Applicable LCD duty: 1/64 - 1/256 Interface Drivers COM (cascade) S6B0086 * * High voltage CMOS process Available PKG type: bare die, 100 QFP, 100 TQFP or TCP SEG (cascade) S6B0086
4
80CH COMMON/SEGMENT DRIVER FOR DOT MATRIX LCD
S6B0086
PACKAGE INFORMATION
S6B0086 PKG TYPE 100QFP Package
100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51
SC50 SC49 SC48 SC47 SC46 SC45 SC44 SC43 SC42 SC41 SC40 SC39 SC38 SC37 SC36 SC35 SC34 SC33 SC32 SC31
SC51 SC52 SC53 SC54 SC55 SC56 SC57 SC58 SC59 SC60 SC61 SC62 SC63 SC64 SC65 SC66 SC67 SC68 SC69 SC70 SC71 SC72 SC73 SC74 SC75 SC76 SC77 SC78 SC79 SC80
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30
S6B0086
(100-QFP)
SC30 SC29 SC28 SC27 SC26 SC25 SC24 SC23 SC22 SC21 SC20 SC19 SC18 SC17 SC16 SC15 SC14 SC13 SC12 SC11 SC10 SC9 SC8 SC7 SC6 SC5 SC4 SC3 SC2 SC1
ERB VEE V5 V43 V12 V0 CS M DISP0FFB VDD SHL VSS D4_DR D3_DM D2_DL D1_SID CL2 AMS CL1 ELB
31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50
5
S6B0086
80CH COMMON/SEGMENT DRIVER FOR DOT MATRIX LCD
S6B0086TCP TYPE TCP
N C
N C
N C
S C 8 0
S C 7 9
S C 7 8
S C 7 7
S C 7 6
S C 7 5
S C 7 4
----------------
S C 7
S C 6
S C 5
S C 4
S C 3
S C 2
S C 1
N C
N C
N C
S6B0086
E R B
V E E
V 5
V 4 3
V 1 2
V 0
C S
M
D I S P 0 F F B
V D D
S H L
V S S
D 4 D R
D 3 D M
D 2 D L
D 1 S I D
C L 2
A M S
C L 1
E L B
#1
#20
* Package Type = 100-TCP-35mm * Input Lead Pitch = 0.80mm * Output Lead Pitch = 0.22mm
6
80CH COMMON/SEGMENT DRIVER FOR DOT MATRIX LCD
S6B0086
PAD DIAGRAM (S6B0086/S6B0086 TCP)
SC52 SC53 SC54 SC55 SC56 SC57 SC58 SC59 SC60 SC61 SC62 SC63 SC64 SC65 SC66 SC67 SC68 SC69 SC70 SC71 SC72 SC73 SC74 SC75 SC76 SC77 SC78 SC79 SC80
2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30
1 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80
SC51 SC50 SC49 SC48 SC47 SC46 SC45 SC44 SC43 SC42 SC41 SC40 SC39 SC38 SC37 SC36 SC35 SC34 SC33 SC32 SC31 SC30
Y
(0, 0)
X
Chip size: 4530 x 4390 Pad size: 98 x 98 Unit: m
S6B0086
79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51
SC29 SC28 SC27 SC26 SC25 SC24 SC23 SC22 SC21 SC20 SC19 SC18 SC17 SC16 SC15 SC14 SC13 SC12 SC11 SC10 SC9 SC8 SC7 SC6 SC5 SC4 SC3 SC2 SC1
ERB VEE V5 V43 V12 V0 CS M DISPOFFB VDD SHL VSS D4_DR D3_DM D2_DL D1_SID CL2 AMS CL1 ELB
31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50
7
S6B0086
80CH COMMON/SEGMENT DRIVER FOR DOT MATRIX LCD
PAD CENTER COORDINATES (S6B0086/S6B0086TCP)
Pad No. Pad Name Coordinates X Y Pad No. Pad Name Coordinates X Y Pad No. Pad Name Coordinates X Y
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34
SC51 SC52 SC53 SC54 SC55 SC56 SC57 SC58 SC59 SC60 SC61 SC62 SC63 SC64 SC65 SC66 SC67 SC68 SC69 SC70 SC71 SC72 SC73 SC74 SC75 SC76 SC77 SC78 SC79 SC80 ERB VEE V5 V43
-1690 -2029 -2029 -2029 -2029 -2029 -2029 -2029 -2029 -2029 -2029 -2029 -2029 -2029 -2029 -2029 -2029 -2029 -2029 -2029 -2029 -2029 -2029 -2029 -2029 -2029 -2029 -2029 -2029 -2029 -1479 -1275 -1150 -1025
1959 1884 1750 1616 1482 1348 1214 1080 946 812 678 544 410 276 142 8 -126 -260 -394 -528 -662 -797 -931 -1065 -1199 -1333 -1467 -1601 -1735 -1884 -1959 -1959 -1959 -1959
35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68
V12 V0 VS M
DISP0FFB
-900 -775 -600 -475 -350 -225 -100 25 266 470 711 915 1040 1165 1290 1496 2029 2029 2029 2029 2029 2029 2029 2029 2029 2029 2029 2029 2029 2029 2029 2029 2029 2029
-1959 -1959 -1959 -1959 -1959 -1959 -1959 -1959 -1959 -1959 -1959 -1959 -1959 -1959 -1959 -1959 -1884 -1735 -1601 -1467 -1333 -1199 -1065 -931 -797 -662 -528 -394 -260 -126 8 142 276 410
69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100
SC19 SC20 SC21 SC22 SC23 SC24 SC25 SC26 SC27 SC28 SC29 SC30 SC31 SC32 SC33 SC34 SC35 SC36 SC37 SC38 SC39 SC40 SC41 SC42 SC43 SC44 SC45 SC46 SC47 SC48 SC49 SC50
2029 2029 2029 2029 2029 2029 2029 2029 2029 2029 2029 1690 1529 1368 1207 1046 885 724 563 402 241 80 -80 -241 -402 -563 -724 -885 -1046 -1207 -1368 -1529
544 678 812 946 1080 1214 1348 1482 1616 1750 1884 1959 1959 1959 1959 1959 1959 1959 1959 1959 1959 1959 1959 1959 1959 1959 1959 1959 1959 1959 1959 1959
VDD SHL VSS D4_DR D3_DM D2_DL D1_SID CL2 ELB CL1 ELB SC1 SC2 SC3 SC4 SC5 SC6 SC7 SC8 SC9 SC10 SC11 SC12 SC13 SC14 SC15 SC16 SC17 SC18
8
80CH COMMON/SEGMENT DRIVER FOR DOT MATRIX LCD
S6B0086
S6B0086 TQFP TYPE (S6B2086) 100TQFP
SC28 SC29 SC30 SC31 SC32 SC33 SC34 SC35 SC36 SC37 SC38 SC39 SC40 SC41 SC42 SC43 SC44 SC45 SC46 SC47 SC48 SC49 SC50 SC51 SC52
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25
100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51
SC27 SC26 SC25 SC24 SC23 SC22 SC21 SC20 SC19 SC18 SC17 SC16 SC15 SC14 SC13 SC12 SC11 SC10 SC9 SC8 SC7 SC6 SC5 SC4 SC3
S6B2086
SC2 SC1 ELB CL1 AMS CL2 D1_SID D2_DL D3_DM D4_DR VSS SHL VDD DISP0FFB M CS V0 V12 V43 V5 VEE ERB SC80 SC79 SC78
SC53 SC54 SC55 SC56 SC57 SC58 SC59 SC60 SC61 SC62 SC63 SC64 SC65 SC66 SC67 SC68 SC69 SC70 SC71 SC72 SC73 SC74 SC75 SC76 SC77
26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50
9
S6B0086
80CH COMMON/SEGMENT DRIVER FOR DOT MATRIX LCD
PAD DIAGRAM (S6B2086)
SC53 SC54 SC55 SC56 SC57 SC58 SC59 SC60 SC61 SC62 SC63 SC64 SC65 SC66 SC67 SC68 SC69 SC70 SC71 SC72 SC73 SC74 SC75 SC76 SC77
26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50
25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
SC52 SC51 SC50 SC49 SC48 SC47 SC46 SC45 SC44 SC43 SC42 SC41 SC40 SC39 SC38 SC37 SC36 SC35 SC34 SC33 SC32 SC31 SC30 SC29 SC28
(0, 0) Y
X Chip size: 4410 x 4600 Pad size: 98 x 98 Unit: m
S6B2086
100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76
SC27 SC26 SC25 SC24 SC23 SC22 SC21 SC20 SC19 SC18 SC17 SC16 SC15 SC14 SC13 SC12 SC11 SC10 SC9 SC8 SC7 SC6 SC5 SC4 SC3
51 52 53
54
55 56 57 58 59
60 61 62 63 64 65
66
67
68
69 70 71 72
73 ELB
VEE V5 V43 V12 V0
CS M DISPOFFB VDD SHL VSS
D1_SID CL2 AMS CL1
SC78 SC79 SC80
ERB
D3_DM
10
D4_DR
D2_DL
SC1 SC2
74 75
80CH COMMON/SEGMENT DRIVER FOR DOT MATRIX LCD
S6B0086
PAD CENTER COORDINATES (S6B2086)
Pad No. Pad Name Coordinates X Y Pad No. Pad Name Coordinates X Y Pad No. Pad Name Coordinates X Y
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34
SC28 SC29 SC30 SC31 SC32 SC33 SC34 SC35 SC36 SC37 SC38 SC39 SC40 SC41 SC42 SC43 SC44 SC45 SC46 SC47 SC48 SC49 SC50 SC51 SC52 SC53 SC54 SC55 SC56 SC57 SC58 SC59 SC60 SC61
-1969 -1969 -1969 -1969 -1969 -1969 -1969 -1969 -1969 -1969 -1969 -1969 -1969 -1969 -1969 -1969 -1969 -1969 -1969 -1969 -1969 -1969 -1969 -1969 -1969 -1640 -1515 -1390 -1265 -1140 -1015 -890 -765 -640
1691 1551 1411 1271 1131 991 851 711 571 431 291 151 11 -151 -291 -431 -571 -711 -851 -991 -1131 -1271 -1411 -1551 -1691 -2064 -2064 -2064 -2064 -2064 -2064 -2064 -2064 -2064
35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68
SC62 SC63 SC64 SC65 SC66 SC67 SC68 SC69 SC70 SC71 SC72 SC73 SC74 SC75 SC76 SC77 SC78 SC79 SC80 ERB VEE V5 V43 V12 V0 CS M
DISP0FFB
-515 -390 -265 -140 -15 110 235 360 485 610 735 860 985 1110 1235 1360 1969 1969 1969 1969 1969 1969 1969 1969 1969 1969 1969 1969 1969 1969 1969 1969 1969 1969
-2064 -2064 -2064 -2064 -2064 -2064 -2064 -2064 -2064 -2064 -2064 -2064 -2064 -2064 -2064 -2064 -2029 -1904 -1779 -1475 -1270 -1145 -1020 -895 -770 -595 -470 -345 -220 -95 30 272 477 719
69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100
D1_SID CL2 AMS CL1 ELB SC1 SC2 SC3 SC4 SC5 SC6 SC7 SC8 SC9 SC10 SC11 SC12 SC13 SC14 SC15 SC16 SC17 SC18 SC19 SC20 SC21 SC22 SC23 SC24 SC25 SC26 SC27
1969 1969 1969 1969 1969 1969 1969 1360 1235 1110 985 860 735 610 485 360 235 110 -15 -140 -265 -390 -515 -640 -765 -890 -1015 -1140 -1265 -1390 -1515 -1640
924 1049 1174 1299 1504 1904 2029 2064 2064 2064 2064 2064 2064 2064 2064 2064 2064 2064 2064 2064 2064 2064 2064 2064 2064 2064 2064 2064 2064 2064 2064 2064
VDD SHL VSS D4_DR D3_DM D2_DL
11
S6B0086
80CH COMMON/SEGMENT DRIVER FOR DOT MATRIX LCD
BLOCK DIAGRAM
SC1 SC2 SC3
SC78 SC79SC80
V0 V12 80-bit 4-level Driver V43 V5
VEE 80-bit Driver M DISP0FFB Output Level Selector D1_SID
D2_DL LCK 80-bit Data Latch/ Common Data bi-directional Shift Register D3_DM D4_DR
SCK
20 x 4-bit Segment Data bi-directional Shift Register
CL1 CL2 Clock Control
Data Latch Control
ERB CS AMS Power Down Function VDD VSS
ELB
12
80CH COMMON/SEGMENT DRIVER FOR DOT MATRIX LCD
S6B0086
BLOCK DESCRIPTION
Name Clock control Function Generates latch clock (LCK), shift clock (SCK) and control clock timing according to the input of CL1, CL2 and control inputs (CS, AMS). In common driver application mode, this block generates the shift clock (LCK) for the common data Bi-directional shift register. Determines the direction of segment data shift, and input data of each Bi-directional shift register. In 4-bit segment data parallel transfer mode, data is shifted by a 4-bit unit. In common driver application mode, data is transferred to the common data shift register directly, which disables this block. Controls the clock enable state of the current driver according to the input value of enable pin (ELB or ERB). If enable input value is "Low", every clock of the current driver is enabled and the clock control block works. But if enable input is "High", current driver is disabled and the input data value has no effect on the output level. So power consumption can be lowered. Controls the output voltage level according to the input control pin (M and DISPOFFB) (refer to PIN DESCRIPTION). Stores output data value by shifting the input values. In 1-bit serial interface mode application, all 80 shift clocks (SCK) are needed to store all the display data. But in 4-bit parallel transfer mode application, only 20 clocks are needed. In common driver application mode, this block does not work. In segment driver application mode, the data from the 20x4-bit segment data shift register are latched for segment driver output. In single-type common driver application,1-bit input data (from DL or DR pin) is shifted and latched by the direction according to the SHL signal input. In dual-type common application mode, 80-bit registers are divided by two blocks and controlled independently (refer to NOTE 3). Voltage level shifter block for high voltage part. The inputs of this block are of logical voltage level and the outputs of this block are at high voltage level value. These values are input in to the driver. Selects the output voltage level according to M and latched data value. If the data value is "High" the driver output is at selected voltage level (V0 or V5), and in the reverse case the driver output value is at the non-selected level (V12 or V43). In segment driver application mode, non-selected output value is V2 or V3. and when in common driver application, this value becomes V1 or V4. COM/SEG COM/SEG
Data latch control
SEG
Power down function
SEG
Output level selector 20x4-bit segment data Idirectional shift register 80-bit data latch / common data Idirectional shift register 80-bit level shifter 80-bit 4-level driver
COM/SEG SEG
COM/SEG
SEG
SEG
13
S6B0086
80CH COMMON/SEGMENT DRIVER FOR DOT MATRIX LCD
PIN DESCRIPTION
Pin V0, V12, V43, V5 SC1 - SC80 I/O I Name LCD driver output voltage level LCD driver output Function Bias supply voltage input to drive the LCD. Bias voltage divided by the resistance is usually used as a supply voltage source (refer to NOTE 2). Display data output pin which corresponds to the respective latch contents. One of V0, V12, V34 and V5 is selected as a display driving voltage source according to the combination of the latched data level and M signal (refer to NOTE 1). Clock pulse input for the bi-directional shift register. In segment driver application mode, the data is shifted to 20 x 4-bit segment data shift. The clock pulse, which was input when the enable bit (ELB/ERB) is in not active condition, is invalid. In common driver application mode, the data is shifted to 80-bit common data bi-directional shift register by the CL1 clock. Hence, this clock pin is not used (Open or connect this pin to VDD). M I AC signal for LCD driver output Data latch clock Alternate signal input pin for LCD driving. Normal frame inversion signal is input in to this pin. Controller Interface Power
O
LCD
CL2
I
Data shift clock
Controller
CL1
I
- In segment driver application mode, this signal is used for Controller latching the shift register contents at the falling edge of this clock pulse. CL1 pulse "High" level initializes power-down function block. - In common driver application mode, CL1 is used as a shifting clock of common output data. Control input pin to fix the driver output (SC1~SC80) to V0 level, during "Low" value input. LCD becomes non-selected by V0 level output from every output of segment drivers and every output of common drivers. When CS = "Low", S6B0086 is used as an 80-bit segment driver. When CS = "High", S6B0086 is set to an 80-bit common driver According to the input value of the AMS and the CS pin, application mode of S6B0086 is differs as shown below.
CSS 0 0 1 1 AMS 0 1 0 1 Apllication mode 4-bit Parallel Interface mode 1-bit Serial Interface mode Single Type Application mode Dual Type Application mode COM/SEG SEG
DISPOFFB
I
Display OFF control
Controller
CS
I
COM/SEG mode control
VDD/VSS
AMS
I
Application mode select
VDD/VSS
COM
14
80CH COMMON/SEGMENT DRIVER FOR DOT MATRIX LCD
S6B0086
PIN DESCRIPTION (CONTINUED)
Pin D1_SID, D2_DL, D3_DM, D4_DR I/O I/O Name Display data input/serial input data/left, right data input output Function In segment driver application mode, these pins are used as 4-bit data input pin (when 4-bit parallel interface mode : AMS = "Low"), or D1_SID is used as serial data input pin and other pins are not used (connect these to VDD) (when 1-bit serial interface mode : AMS = "High"). In common driver application mode, the data is shifted from D2_DL(D4_DR) to D4_DR(D2_DL), when in single type interface mode (AMS = "Low"). In dual-type application case, the data are shifted from D2_DL and D3_DM (D4_DR and D3_DM) to D4_DR(D2_DL). In each case the direction of the data shift and the connection of data pins are determined by SHL input (refer to NOTE 3, NOTE 4). SHL Input Shift direction control Enable data input/output When SHL = "Low", data is shifted from left to right. When SHL = "High", the direction is reversed. (refer to NOTE3) In segment driver application mode, the internal operation is enabled only when enable input (ELB or ERB) is "Low" (power down function). When several drivers are serially connected, the enable state of each driver is shifted according to the SHL input. Connect these pins as below.
SHL ELB L H Output (open) Input (V SS) Segment Driver ERB Input (V SS) Output (open)
Interface
Controller
VDD/VSS
ELB, ERB
I/O
In common driver application mode, power down function is not used. Open these pins. NOTE 1. Output Level Control M Latched data DISPOFFB Output level (SC1 - SC80) SEG Mode L L H H X L H L H X H H H H L V12 (V2) V0 V43 (V3) V5 V0 COM Mode V12 (V1) V5 V43 (V4) V0 V0
15
S6B0086
80CH COMMON/SEGMENT DRIVER FOR DOT MATRIX LCD
NOTE 2. LCD Driving Voltage Application Circuit (1) Segment driver application (CS = "Low")
VDD VDD C R R (n-4)R R R V0 V1 V2 V3 V4 V5 to COM Driver V5 VSS * n = 9 (when 1/64 duty) to 17 (when 1/256 duty) to COM Driver V12 V43 V0, V5 V2, V3 Selection Level Non-selection Level S6B0086 V0 SEG1SEG80 to LCD Panel
VEE
(2) Common driver application (CS = "High")
VDD VDD C R R (n-4)R R R V0 V1 V2 V3 V4 V5 to SEG Driver V43 V5 VSS * n = 9 (when 1/64 duty) to 17 (when 1/256 duty) V0 V12 S6B0086 VDD COM1COM80 to LCD Panel
V0, V5 V1, V4
Selection Level Non-selection Level
VEE
16
80CH COMMON/SEGMENT DRIVER FOR DOT MATRIX LCD
S6B0086
NOTE 3. Data Shift Direction according to Control Signals (1) When CS = "Low" (segment driver application)
AMS
SHL
Application Mode
Data Direction
Input Pin
SC73
SC74
SC75
SC76
SC77 SC78
SC79
D1 D2 D3 D4 L D1 D2 D3 D4
D1 D2 D3 D4 D1 D2 D3 D4
Shift Direction Last Data First Data D1_SID, D2_DL, D3_DM D4_DR SC73 SC74 SC75 SC76 SC77 SC78 SC79 SC80 D1_SID SC73 SC74 SC75 SC76 SC77 SC78 SC79 SC80 Shift Direction Last Data SC1 SC2 SC3 SC4 SC1 SC2 SC3 SC4
L
4-Bit Parallel Data Transfer Mode (SEG)
H
D1 D2 D3 D4
D1 D2 D3 D4 D1 D2 D3 D4
Shift Direction First Data
D1 D2 D3 D4
Last Data
L 1-Bit Serial Data Transfer Mode (SEG) Shift Direction Last Data (D1_SID) First Data
H
H
First Data
SC73 SC74 SC75 SC76 SC77 SC78 SC79 SC80
SC1 SC2 SC3 SC4
SC80
SC1
SC2
SC3
SC4
17
S6B0086
80CH COMMON/SEGMENT DRIVER FOR DOT MATRIX LCD
(2) When CS = "High" (common driver application)
AMS
SHL
Application Mode
Data Direction Shift Direction
Input Pin
SC38 SC39 SC40 SC41 SC42 SC43
L
SC78 SC79 SC80
SC1 SC2 SC3
D2_DL
L
Single-type Application Mode (COM)
Input Data (D2_DL)
Output Data (D4_DR)
Shift Direction
SC38 SC39 SC40 SC41 SC42 SC43
H
SC78 SC79 SC80
SC1 SC2 SC3
D4_DR
Input Data (D2_DL)
Output Data (D4_DR)
Shift Direction
SC38 SC39 SC40 SC41 SC42 SC43
SC78 SC79 SC80
SC1 SC2 SC3
L
D2_DL, D3_DM
H
Dual-type Application Mode (COM)
Input Data1 (D2_DL)
Input Data2 (D3_DM) Shift Direction
Output Data (D4_DR)
SC38 SC39 SC40 SC41 SC42 SC43
SC78 SC79 SC80
SC1 SC2 SC3
H
D4_DR, D3_DM
Input Data (D2_DL)
Input Data2 (D3_DM)
Output Data1 (D4_DR)
18
80CH COMMON/SEGMENT DRIVER FOR DOT MATRIX LCD
S6B0086
NOTE 4. Usage of Data Pins COM/SEG (CS pin) SEG (CS ="Low") Application mode (AMS pin) 4-bit parallel interface mode (AMS = "Low") 1-bit serial interface mode (AMS = "High") COM (CS = "High") single-type application mode (AMS = "Low") dual-type application mode (AMS = "High") X X L H L H open SHL D1_SID D1 (input) SID (input) open DL (input) DL (output) DL (input1) DL (output2) DM (input2) DM (input2) Data Interface Pin D2_DL D2 (input2) D3_DM D3 (input3) Connect to VDD Open DR (output) DR (input) DR (output2) DR (input1) D4_DR D4 (input4)
MAXIMUM ABSOLUTE LIMIT
Characteristic Power Supply Voltage Driver Supply Voltage Input Voltage Operating Temperature Storage Temperature
NOTE:
Symbol VDD VLCD VIN TOPR TSTG
Value -0.3 to +7.0 0 to +30 -0.3 to VDD + 0.3 -30 to +85 -55 to +150
Unit V
C
Voltage greater than above may do damage to the circuit.
19
S6B0086
80CH COMMON/SEGMENT DRIVER FOR DOT MATRIX LCD
ELECTRICAL CHARACTERISTICS
DC CHARACTERISTICS (1) Segment Driver Application (V SS = 0V, Ta = - 30 to +85C) Characteristic Operating Voltage1 Input Voltage (1) Symbol VDD VLCD VIH VIL Output Voltage (2) VOH VOL Input Leakage Current 1 (1) Input Leakage Current 2 (3) On Resistance (4) Supply Current (5) IIL1 IIL2 RON ISTBY IDD IOH = -0.4mA IOL = 0.4mA VIN = VDD to VSS VIN = VDD to VEE ION = 100A fCL1 = 32kHz M = VSS fCL1 = 32kHz fM = 80Hz IEE VSS pin VDD = 5V VDD = 3V VDD = 5V VIN = VDD - VEE - - Test Condition - Min. 2.7 6 0.8V DD 0 VDD-0.4 - -10 -25 - - - - - Typ. - - - - - - - - 2 - - - - Max. 5.5 28 VDD 0.2V DD - 0.4 10 25 4 100 5 2 500 k V V Unit
A
A
mA
A
NOTES: 1. Applied to CL1, CL2, ELB, ERB, D1_SID - D4_DR, SHL, DISPOFFB, M, CS, AMS pin 2. ELB, ERB pin 3. V0, V12, V43, V5 pin 4. VLCD = VDD - VEE, V0 = VDD = 5V, V5= VEE = -23 V V12 = VDD-2/n(VLCD), V43 = VEE+2/n(VLCD), n = 17 (1/256 duty, 1/17 bias) 5. V0 = VDD, V12 = 1.71V(VDD = 5V) or -0.06V (VDD = 3V), V43 = -19.71 V(VDD = 5V) or -19.94V (VDD = 3V), V5 = VEE = -23V, no-load condition (1/256 duty, 1/17 bias) 4-bit parallel interface mode ISTBY : VDD = 5V, fCL2 = 5.12MHz, SHL = VSS, DISPOFFB = VDD, M = VSS, display data pattern = 0000 IDD : VDD = 3V, fCL2 = 4MHz, display data pattern = 0101 VDD = 5 V, fCL2 = 5.12MHz, display data pattern = 0101 IEE : VDD = 5V, fCL2 = 5.12MHz, display data pattern = 0101, VEE pin
20
80CH COMMON/SEGMENT DRIVER FOR DOT MATRIX LCD
S6B0086
DC CHARACTERISTICS (CONTINUED) (2) Common Driver Application (V SS = 0V, Ta = - 30 to +85C) Characteristic Operating Voltage Input Voltage(1) Symbol VDD VLCD VIH VIL Output Voltage (3) VOH VOL Input Leakage Current 1 (1) Input Leakage Current (2) Input Leakage Current 3 (4) On Resistance (5) Supply Current (6) IIL1 IIL2 IIL3 RON ISTBY IDD IOH = -0.4mA IOL = 0.4mA VIN = VDD to VSS VIN = 0V, VDD = 5V (PULL UP) VIN = VDD to VEE ION = 100A fCL1 = 32Khz fCL1 = 32kHz fM = 80Hz IEE VSS pin VDD = 5V VDD = 3V VDD = 5V Test Condition - VIN = VDD - VEE - - Min. 2.7 6 0.8V DD 0 VDD-0.4 - -10 -50 -25 - - - - - Typ. - - - - - - - -125 - 2 - - - - Max. 5.5 28 VDD 0.2V DD - 0.4 10 -250 25 4 100 200 120 150 k V Unit V
A
A
NOTES: 1. Applied to CL1, D2_DL (SHL = LOW), D4_DR (SHL = HIGH), SHL, DISPOFFB, M, CS, AMS pin 2. Pull-up input pins : CL2, D1_SID, D3_DM (AMS = HIGH), ELB (SHL = LOW), ERB (SHL = HIGH) 3. D2_DL (SHL = HIGH) , D4_DR (SHL = LOW) pin 4. V0, V12, V43, V5 pin 5. VLCD = VDD-VEE, V0 = VDD = 5V, V5 = VEE = -23V V12 = VDD-1/n(VLCD), V43 = VEE+1/n(VLCD), n = 17(1/256 duty, 1/17 bias) 6. V0 = VDD, V12 = 3.35V (VDD = 5V) or 1.47V (VDD = 3V), V43 = -21.35V (VDD = 5 V) or -21.47V (VDD = 3 V), V5 = VEE = -23 V, no-load condition (1/256 duty, 1/17 bias) single-type mode operation : AMS = VSS, SHL = VSS, DISPOFFB = VDD D1_SID = D3_DM = VDD, D4_DR = OPEN, ELB = ERB = OPEN, ISTBY : VDD = 5V, M = VSS, D2_DL = VSS IDD : fM = 80Hz, D2_DL = VDD VDD = 3 V, display data pattern = 10000000..., 01000000..., 00100000..., 00010000..., .. VDD = 5 V, display data pattern = 10000000..., 01000000..., 00100000..., 00010000..., .. IEE : fM = 80Hz, D2_DL = VDD VDD = 5V, current through VEE Pin, display data pattern = 10000000..., 01000000...,
21
S6B0086
80CH COMMON/SEGMENT DRIVER FOR DOT MATRIX LCD
00100000..., 00010000...
AC CHARACTERISTICS (1) Segment Driver Application (V SS = 0V, Ta = - 30 to +85C) Characteristic Symbol Test Condition Clock cycle time Clock pulse width Clock rise/fall time Data set-up time Data hold time Clock set-up time Clock hold time Propagation delay time tCY tWCK tR/tF tDS tDH tCS tCH tPHL Duty = 50% - - - - - - ELB Output ERB Output ELB,ERB set-up time tPSU ELB Input ERB Input DISPOFFB low pulse width DISPOFFB clear time M - OUT propagation delay time CL1 - OUT propagation delay time DISPOFFB - OUT propagation delay time tWDL tCD tPD1 tPD2 tPD3 - - CL = 15pF 30 30 1.2 100 - - - - - - - - - - 1.0 1.0 1.0 - (1) VDD = 5V 10% Min. 125 45 - 30 30 80 80 - Typ. - - - - - - - - Max. - - - - - - - 60 60 - 65 65 1.2 100 - - - - - - - - 1.2 1.2 - - - (2) VDD = 3V 10% Min. 250 95 - 65 65 120 120 - Typ. - - - - - - - - Max. - - 30 - - - - 125 125 - ns Unit
s
ns
s
22
80CH COMMON/SEGMENT DRIVER FOR DOT MATRIX LCD
S6B0086
AC CHARACTERISTICS (Continued) (2) Common Driver Application (V SS = 0V, Ta = - 30 to +85C) Characteristic Symbol Test Condition Clock cycle time Clock pulse width Clock rise/fall time Data set-up time Data hold time DISPOFFB low pulse width DISPOFFB clear time Output delay time M - OUT propagation delay time CL1 - OUT propagation delay time DISPOFFB - OUT propagation delay time tCY tWCK tR/tF tDS tDH tWDL tCD tDL tPD1 tPD2 tPD3 Duty = 50% - - - - - - CL = 15pF (1) VDD = 5 V 10% Min. 250 45 - 30 30 1.2 100 - - - - Typ. - - - - - - - - - - - Max. - - 50 - - - - 200 1.0 1.0 1.0 (2) VDD = 3V 10% Min. 500 95 - 65 65 1.2 100 - - - - Typ. - - - - - - - - - - - Max. - - 50 - - - - 250 1.2 1.2 1.2 ns Unit
s
ns
s
23
S6B0086
80CH COMMON/SEGMENT DRIVER FOR DOT MATRIX LCD
AC CHARACTERISTICS (Continued) (3) Segment Driver Application Timing
CL1
0.8VDD 0.2VDD
tW C K tC S tW C K 0.2VDD tF
0.8VDD 0.2VDD tC H 0.8VDD 0.2VDD tD S tD H 0.8VDD 0.2VDD
CL2
0.8VDD 0.2VDD tR
0.8VDD tW C K tC Y
D1_SID - D4_DR tW D L DISP0FFB tC D
CL1 1 CL2 2 3 19 0.2VDD tP H L ELB, ERB (Output 1) ELB, ERB (Input 2) 20 0.8VDD
0.2VDD t PSU 0.2VDD
M
0.8VDD 0.2VDD tP D 1
CL1
tP D 2 0.2VDD 0.8VDD 0.2VDD tP D 3
DISPOFFB
SC1 - SC80 (Latched Data)
24
80CH COMMON/SEGMENT DRIVER FOR DOT MATRIX LCD
S6B0086
AC CHARACTERISTICS (Continued) (4) Common Driver Application Timing
tC Y 0.8VDD 0.2VDD tR tD S (*1) DI 0.8VDD 0.2VDD tF tD H 0.8VDD 0.2VDD tD L 0.8VDD 0.2VDD tD W C K H 0.8VDD 0.2VDD tF
CL1
(*1) DO tC D
tW D L DISP0FFB
(*1) When in Single-type Interface Mode DI => D2_DL (SHL = L), D4_DR (SHL = H) DO => D4_DR (SHL = L ), D2_DL (SHL = H) When in Dual-type Interface Mode DI => D2_DL and D3_DM (SHL = L), D4_DR and D3_DM (SHL = H) DO => D4_DR (SHL = L), D2_DL (SHL = H)
M
0.8VDD 0.2VDD tP D 1
CL1
tP D 2 0.2VDD 0.8VDD 0.2VDD tP D 3
DISPOFFB
SC1 - SC80 (Latched Data)
25
S6B0086
80CH COMMON/SEGMENT DRIVER FOR DOT MATRIX LCD
POWER DOWN FUNCTION In the case of cascade connection of segment mode drivers, S6B0086 has a "power down function" In order to reduce the power consumption. SHL L H
NOTE:
Enable input ERB ELB
Enable output ELB ERB
Current driver status While ERB ="Low", current driver is enabled. While ELB ="Low", current driver is enabled.
The other drivers status Disabled Disabled
In the case of common driver application, power down function does not work.
CL1 1 CL2 2 ~ ~ n-1 n 1 2 ~ ~ n-1 n 1 2 ~ ~ n-1 n 1 2 ~ ~ n-1 n 1 2 ~ ~ ~ ~ ~ ~ ~ ~~ ~ ~ ~~ ~~ ~ ~ ~ ~ ~~ ~~ n-1
~~ ~~
ELB1(input1) ERB1/ELB2 (Output1/Input2) ERB2/ELB3 (Output2/Input3) ERB3/ELB4 (Output3/Input4) ELB4 (Output4)
~ ~
~ ~
~~ ~~
~ ~
~ ~
~ ~
~ ~
NOTES: 1. SHL = High (ELB = Input, ERB = Output) Current S6B0086's ERB must be connected to the next S6B0086's ELB. 2. When in 4-bit parallel interface mode: n = 20 When in 1-bit serial interface mode: n = 80
26
~ ~
~ ~
~
~
80CH COMMON/SEGMENT DRIVER FOR DOT MATRIX LCD
S6B0086
OPERATION TIMING DIAGRAM (1) 4-bit Parallel Mode Interface Segment Driver * When SHL = "Low"
19 CL2 D1_SID D2_DL D3_DM D4_DR ELB (Input) ERB (Output) CL1 SC1 - SC80 SC5 SC6 SC7 SC8
20
1
2
3
19
20
1
2
SC1 SC2 SC3 SC4
SC77 SC78 SC79 SC80
SC73 SC74 SC75 SC76
SC69 SC70 SC71 SC72
SC5 SC6 SC7 SC8
SC1 SC2 SC3 SC4
SC77 SC78 SC79 SC80
SC73 SC74 SC75 SC76
*
When SHL = "High"
19 CL2 D1_SID D2_DL D3_DM D4_DR ERB (Input) ELB (Output) CL1 SC1 - SC80 SC76 SC75 SC74 SC73
20
1
2
3
19
20
1
2
SC80 SC79 SC78 SC77
SC4 SC3 SC2 SC1
SC8 SC7 SC6 SC5
SC12 SC11 SC10 SC9
SC76 SC75 SC74 SC73
SC80 SC79 SC78 SC77
SC4 SC3 SC2 SC1
SC8 SC7 SC6 SC5
27
S6B0086
80CH COMMON/SEGMENT DRIVER FOR DOT MATRIX LCD
(2) 1-bit Serial Mode Interface Segment Driver * When SHL = "Low"
79 CL2 D1_SID ELB (Input) ERB (Output) CL1 SC1 - SC80 SC2
80
1
2
3
79
80
1
2
SC1
SC80
SC79
SC78
SC2
SC1
SC80
SC79
*
When SHL = "High"
79 CL2 D1_SID ERB (Input) ELB (Output) CL1 SC1 - SC80 SC79
80
1
2
3
79
80
1
2
SC80
SC1
SC2
SC3
SC79
SC80
SC1
SC2
28
80CH COMMON/SEGMENT DRIVER FOR DOT MATRIX LCD
S6B0086
(3) Single-type Interface Mode Common Driver * When SHL = "Low"
79 CL1 D2_DL D4_DR COM_DATA1 COM_DATA2 COM_DATA3 COM_DATA79 COM_DATA80
80
1
2
79
80
1
2
Current Driver's COMMON Area
*
When SHL = "High"
79 CL1 D4_DL D2_DR COM_DATA1 COM_DATA2 COM_DATA3 COM_DATA79 COM_DATA80
80
1
2
79
80
1
2
Current Driver's COMMON Area
29
S6B0086
80CH COMMON/SEGMENT DRIVER FOR DOT MATRIX LCD
(4) DUAL-type Interface Mode Common Driver
*
When SHL = "Low"
1 CL1 D2_DL D3_DM D4_DR COM_DATA1 COM_DATA2 COM_DATA3 COM_DATA39 COM_DATA40 COM_DATA41 COM_DATA42 COM_DATA43 COM_DATA79 COM_DATA80 2 3 39 40 1 2 3 39 40
*
When SHL = "High"
1 CL1 D2_DL D3_DM D4_DR COM_DATA1 COM_DATA2 COM_DATA3 COM_DATA39 COM_DATA40 COM_DATA41 COM_DATA42 COM_DATA43 COM_DATA79 COM_DATA80 2 3 39 40 1 2 3 39 40
30
80CH COMMON/SEGMENT DRIVER FOR DOT MATRIX LCD
S6B0086
(5) Common/Segment Driver Timing (1/200 Duty)
199 CL1 Latched Data (SEG) M COM_DATA1 COM_DATA199 COM_DATA200 COM1 V0 V1 V4 V5 V0 V1 COM199 V4 V5 V0 V1 V4 V5
200
1
200
1
199 200
1
199
200
COM200
SEG_DATA1 V0 V1 V2 V3 V4 V5
1 2 18 19 20 1
SEG1
CL2 CL1 D1 - D4 Latched_Data M Enable Out
31
S6B0086
80CH COMMON/SEGMENT DRIVER FOR DOT MATRIX LCD
APPLICATION INFORMATION
1-bit Serial Interface Mode (80-CH Segment Driver) a) Lower View (SHL = L, AMS = H )
LCD PANEL
S1 S80 S81 S160 Sn Sn+80
SC80 ERB CS AMS
SC1 ELB
SC80 ERB CS AMS
SC1 ELB
SC80 ERB CS AMS SHL D1_SID
SC1 ELB
D2_DLSHL D1_SID D4_DR
D2_DLSHL D1_SID D4_DR
D2_DLD4_DR
1-bit serial data input
b) Upper View (SHL = H, AMS = H)
1-bit serial data input
D1_SID D1_SID D1_SID D2_DLD4_DR
D2_DLD4_DR ELB SC1
SHL AMS CS ERB SC80
D2_DLD4_DR
SHL AMS CS
SHL AMS CS
ELB SC1
ERB SC80
ELB SC1
ERB SC80
S1
S80
S81
S160
Sn
Sn+80
LCD PANEL
32
80CH COMMON/SEGMENT DRIVER FOR DOT MATRIX LCD
S6B0086
4-Bit Parallel Interface Mode (80-CH Segment Driver) a) Lower View (SHL = L, AMS = L )
LCD PANEL
S1 S80 S81 S160 Sn Sn+80
SC80 ERB CS AMS
SC1 ELB
SC80 ERB CS AMS
SC1 ELB
SC80 ERB CS AMS SHL
SC1 ELB
SHL D1_SID-D4_DR
SHL D1_SID-D4_DR
D1_SID-D4_DR
4-bit serial data input
4
4
4
b) Upper View (SHL = H, AMS = L)
4-bit serial data input
4
4
4 D1_SID-D4_DR
D1_SID-D4_DR SHL AMS CS ELB SC1 ERB SC80
D1_SID-D4_DR
SHL CS
SHL AMS CS ERB
AMS ELB SC1 ERB SC80
ELB SC1
SC80
S1
S80
S81
S160
Sn
Sn+80
LCD PANEL
33
S6B0086
80CH COMMON/SEGMENT DRIVER FOR DOT MATRIX LCD
Single-type Interface Mode (80CH Common Driver)
input data 1
D4_DR
SC80
C1
CS AMS SHL D2_DL SC1 C80
D4_DR
SC80
C81
LCD PANEL
CS AMS SHL D2_DL SC1 C160
D4_DR
SC1
C161
CS AMS SHL D2_DL SC1 C240
34
80CH COMMON/SEGMENT DRIVER FOR DOT MATRIX LCD
S6B0086
Dual-type Interface Mode (40CH + 40CH Common Driver)
input data 1
D4_DR
SC80
C1
CS AMS SHL D2_DL SC1 C80
D4_DR
SC80
C81
LCD PANEL (1/2)
CS AMS SHL D2_DL SC1 C160
input data 2
D3_DM
D4_DR
SC80 SC40 SC41
C161 C200 C201 C240
CS AMS SHL D2_DL
SC1
D4_DR
SC80
C241
CS AMS SHL D2_DL SC1 C320
LCD PANEL (2/2)
D4_DR
SC80
C321
CS AMS SHL D2_DL SC1 C400
NOTE:
Using this application mode (dual-type common mode), the duty ratio can be reduced to half. In the case abale, 1/200 duty can be used to drive the 400 common LCD panel.
35
S6B0086
80CH COMMON/SEGMENT DRIVER FOR DOT MATRIX LCD
APPLICATION CIRCUIT EXAMPLE
VDD COM /SEG
R V1
4
4
4
4
4
4
COM V0-V5 D 1 _ S I D - D 4 _ D R
R V2
SEG
(n-4)R
DISPOFFB M ELB AMS
CL1 CL2 ERB
V0-V5 D 1 _ S I D - D 4 _ D R CL1 DISPOFFB M ELB AMS CS SHL CL2
V3
SEG
R V4
S6B0086
S6B0086
ERB
V0-V5 D 1 _ S I D - D 4 _ D R DISPOFFB CL1 M CL2 ELB S6B0086 E R B AMS CS SHL
COM
R V5
CS SHL SC1 SC80 SEG - SEG80 S1 M DISPOFFB CS AMS SHL V0-V5 CL1 4 D2_DL D4_DR SC80
COM1 COM80
COM /SEG
SC1
SC80 SEG - SEG80
SC1
SC80 SEG - SEG80
V SS
VEE
S80
S81
S160
S161
S240
C1
S6B0086
SC1
C80
M DISPOFFB CS AMS SHL V0-V5 CL1 4
D4_DR SC80
COM1 COM80
C81
240 x 240 LCD MODULE
S6B0086
SC1 D2_DL
C161
M DISPOFFB Controller DISPOFFB FRAME(M) COM_DATA D1 - D4 CL1 CL2 4 CS AMS SHL V0-V5 CL1
D4_DR SC80
COM1 COM80
C161
S6B0086
SC1 D2_DL
C240
36
80CH COMMON/SEGMENT DRIVER FOR DOT MATRIX LCD
S6B0086
NOTES
37
S6B0086
80CH COMMON/SEGMENT DRIVER FOR DOT MATRIX LCD
IMPORTANT NOTICE
The information in this publication has been carefully checked and is believed to be entirely accurate at the time of publication. Samsung assumes no responsibility, however, for possible errors or omissions, or for any consequences resulting from the use of the information contained herein. Samsung reserves the right to make changes in its products or product specifications with the intent to improve function or design at any time and without notice and is not required to update this documentation to reflect such changes . This publication does not convey to a purchaser of semiconductor devices described here in any license under the patent rights of Samsung or others. Samsung makes no warranty , representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Samsung assume any liability arising out of the application or use of any product r circuit and specifically disclaims any and all liability, including without limitation any consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including " Typicals " must be validated for each customer application by the customer's technical experts. Samsung products are not designed, intended, or authorized for use as components in systems intended for surgical implant in to the body, for other applications intended to support or sustain life, or for any other application I which the failure of the Samsung product could create a situation where personal injury or death may occur. Should the Buyer purchase or use a Samsung product for any such unintended or unauthorized application, the Buyer shall indemnify and hold Samsung and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, costs, damages, expenses, and reasonable attorney fees arising out of, either directly or indirectly, any claim of personal injury or death that may be associated with such unintended or unauthorized use, even if such claim alleges that Samsung was negligent regarding the design or manufacture of said product.
*Precautions for Light
Light has characteristics to move electrons in the integrated circuitry of semiconductors, therefore may change the characteristics of sem iconductor devices when irradiated with light. Consequently, the users of the packages which may expose chips to external light such as COB, COG, TCP and COF must consider effective methods to block out light from reaching the IC on all parts as the surfac e area, the top, bottom and the sides of the chip. Follow the precautions below when using the products. 1. Consider and verify the protection of penetrating light to the IC at substrate (board or glass) or product design stage. 2. Always test and inspect products under the environment with no penetration of light.
Graphic LCD Driver IC Data Book 2002 Samsung Electronics All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electric or mechanical, by photocopying, recording, or otherwise, without the prior written consent of Samsung Electronics. Samsung Electronics Co,.Ltd San#24 Nongseo-Ri, Kiheung-Eup Yongin-City Kyungi-Do, Korea C.P.O. Box #37, Suwon 449-900 TEL: 82-331-209-1431 FAX: 82-331-209-1432 Home page URL: http://www.samsungsemi.com/ Printed in the Republic of Korea
38


▲Up To Search▲   

 
Price & Availability of S6B0086X

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X